Reachability in Distributed Memory Automata

² Benedikt Bollig

- ³ CNRS, LSV, ENS Paris-Saclay, Université Paris-Saclay
- 4 bollig@lsv.fr

5 Fedor Ryabinin

- 6 IMDEA Software Institue
- 7 fedor.ryabinin@imdea.org

⁸ Arnaud Sangnier

- 9 IRIF, Universite de Paris, CNRS
- 10 sangnier@irif.fr

Abstract

We introduce Distributed Memory Automata, a model of register automata suitable to capture some features of distributed algorithms designed for shared memory systems. In this model, each participant owns a local register and a shared register and has the ability to change its local value,

¹⁵ to write it in the global memory and to test atomically the number of occurrences of its value in

- ¹⁶ the shared memory, up to some threshold. We show that the control state reachability problem for
- 17 Distributed Memory Automata is PSPACE-complete for a fixed number of participants and is in
- ¹⁸ PSPACE when the number of participants is not fixed a priori.
- $_{19}$ 2012 ACM Subject Classification $\,$ Theory of Computation \rightarrow Models of computation
- Keywords and phrases Distributed algorithms, Atomic snapshot objects, Register automata, Reach ability
- ²² Digital Object Identifier 10.4230/LIPIcs..2020.
- ²³ Funding Partly supported by ANR FREDDA (ANR-17-CE40-0013).

²⁴ **1** Introduction

Distributed algorithms are nowadays building blocks of modern systems in almost all computer-aided areas. One can find them in ad-hoc networks, telecommunication protocols, cache-coherence protocols, swarm robotics, or biological models. Such systems often consist of small components that solve subtasks such as mutual exclusion, leader election, or spanning trees [9, 12].

One way to classify distributed algorithms is according to how processes communicate 30 with each other. Among the most popular classes are message-passing algorithms or shared-31 memory systems. In the latter case, processes write to a global memory that can be read 32 by other processes. An important instance of a global memory are atomic snapshot objects, 33 where every process has a dedicated global memory cell it can write to and, as the name 34 suggests, can "snapshot" the current state of all global memory cells. Snapshot objects are 35 exploited in renaming algorithms whose aim is to assign to every process a unique id from 36 a small¹ namespace [6]. In a snapshot algorithm, every process may choose a value that 37 is currently not in the global memory, and write it in its local memory. These two steps 38 are non-atomic so that, in principle, other processes may simultaneously choose the same 39 value. A process may then examine the snapshot (for example, check whether it contains its 40 local value) and decide how to proceed (for example, overwrite its global memory cell by the 41 contents of its local memory cell). 42

¹ but unbounded, as it may depend on the number of processes



© B. Bollig, F. Ryabinin, and A. Sangnier;

licensed under Creative Commons License CC-BY Leibniz International Proceedings in Informatics

LIPICS Schloss Dagstuhl – Leibniz-Zentrum für Informatik, Dagstuhl Publishing, Germany

XX:2 Reachability in Distributed Memory Automata

In view of their widespread use, distributed algorithms are often subject to strong correctness requirements. However, they are inherently difficult to verify. One reason is that they are usually designed for an unbounded number of participants manipulating data from an unbounded domain. That is, we have to deal with two sources of infinity during their analysis. In this paper, we take a further step towards the modeling and verification of algorithms involving atomic snapshot objects.

The Model. We introduce distributed memory automata (DMAs), which feature some of 49 the above-mentioned communication primitives of snapshot objects. Our model is based 50 on register automata, which have been used as a general formal model of systems that 51 involve (unbounded or infinite) data. Register automata go back to the work of Kaminski 52 and Francez [10] and have recently sparked new interest leading to extensions with various 53 applications [2,4,7,13]. In a network of a DMA, every process is equipped with two registers, 54 one representing its local memory cell, and one representing its global memory cell that 55 every other process can read. Just like register automata, we allow registers to carry data 56 values, i.e., values from an infinite domain (such as process identifiers), albeit comparison 57 is only possible wrt. equality. Both, write and read operations, are restricted though. A 58 process can perform three types of actions, which are all inspired by snapshot algorithms. 59 It may (i) write a new value, currently not present in any global register, into its local 60 register, (ii) copy the value from its local into its global register, and (iii) test how often 61 its local value already occurs in the overall global memory. Note that (i) and (iii) indeed 62 correspond to a scan operation followed by a test in atomic-snapshot algorithms. Variants 63 of register automata have already been used to model distributed algorithms, but in a 64 round-based setting with peer-to-peer communication [1,5], whereas DMAs can be classified 65 as asynchronous shared-memory systems. 66

Parameterized Verification. The vast majority of register-automata models impose a bound 67 on the number of registers. In the execution of a DMA, on the other hand, the number of 68 registers is not fixed in advance: it is *parameterized*. Indeed, distributed algorithms are often 69 characterized by the fact that they run on systems with any number of, a priori identical, 70 processes. Since, in many applications, the number of components varies or is unknown, 71 these algorithms must be working on an architecture of any size. Such systems are called 72 parameterized, where the parameter is the number of processes or components. Just like 73 register automata, parameterized verification has had a long history and continues to be an 74 active research area. We refer to [3, 8] for overviews. 75

In this paper, we consider a simple reachability question for DMAs, which amounts to 76 safety verification (is a "bad" control state reachable?). In general, there are (at least) two 77 ways to analyze parameterized systems. In the "fixed-process case", we know in advance how 78 many processes are involved. This problem often reduces to solving reachability questions in 79 standard models. The parameterized reachability problem, on the other hand, asks whether a 80 given control state is reachable in some execution, involving an arbitrary number of processes. 81 In general, this requires different techniques. Some systems, however, enjoy *cut-off* and 82 monotonicity properties. In that case, the number of processes that allow for reaching a 83 given state can be found by solving finitely many fixed-process instances [3]. 84

Results for Distributed Memory Automata. In the fixed-process case, a standard argument
allows us to restrict the problem to a bounded number of data values and to show membership
in PSPACE. We also provide a matching lower bound. The PSPACE-complete intersection
emptiness problem for a collection of finite state automata is an evident starting point [11].

⁸⁹ However, the reduction turns out to be subtle due to the fact that all processes in a DMA ⁹⁰ look the same. In particular, we have to use guards in a nested fashion to "separate" these ⁹¹ processes so that each of them can simulate a different finite automaton.

processes so that each of them can simulate a different finite automaton.
In the case of parameterized reachability, we show that control-state reachability is in
PSPACE, too, leaving tightness of this upper bound as an open problem. The proof proceeds
in two steps. We first show PSPACE membership of a "subproblem", which we name *train*

reachability. As a model of shared ressources with a parameterized number of processes,

⁹⁶ it is of independent interest. This algorithm is then called repeatedly within a saturation

⁹⁷ procedure that allows us to gradually compute the set of all reachable control states.

Outline. The paper is organized as follows. In Section 2, we define our model of DMAs. In Section 3, we consider the case of a fixed number of processes, for which control-state reachability is PSPACE-complete. We then move on to the case of a parameterized number of processes. The proof spans over two sections: In Section 4, we introduce and solve parameterized train reachability. This is exploited, in Section 5, to show decidability, and PSPACE membership, for parameterized reachability in DMAs. Missing proof details can be found in the appendix.

2 Reachability in Distributed Memory Automata

We start with a few preliminary definitions. For $n \in \mathbb{N}$, we let $[0, n] := \{0, \ldots, n\}$ and $[1, n] := \{1, \ldots, n\}$. For a set A, a natural number $n \ge 1$, a tuple $\mathbf{a} \in A^n$, and $i \in [1, n]$, we let $\mathbf{a}[i]$ refer to the *i*-th component of \mathbf{a} . For $d \in A$, we let $|\mathbf{a}|_d = |\{i \in [1, n] \mid \mathbf{a}[i] = d\}|$ denote the number of occurrences of d in \mathbf{a} . Accordingly, we write $d \in \mathbf{a}$ if $|\mathbf{a}|_d \ge 1$, and $d \notin \mathbf{a}$ if $|\mathbf{a}|_d = 0$.

Suppose we have a system with $n \ge 1$ processes. Processes are referred to by their index $p \in [1, n]$. In the global memory, every process has a dedicated memory cell, holding a natural number (which may be a process identifier, a sequence number, etc.). Thus, the state of the global memory is a tuple $\mathbf{M} \in \mathbb{N}^n$. Similarly, every process has a local memory cell. The contents of all local memory cells is also described by a tuple $\ell \in \mathbb{N}^n$. A process p can take a snapshot of the global memory \mathbf{M} and examine its contents. More precisely, p can

117 test how often its local value $\ell[p]$ occcurs in **M**, up to some threshold,

modify its local memory cell by assigning it *some* new value that is currently not present in the whole of \mathbf{M} , or

modify its global memory cell by assigning it its local value (and thus overwriting the old value of $\mathbf{M}[p]$).

Accordingly, $\mathcal{T} = \{=_t, <_t, >_t \mid t \in \mathbb{N}\}$ is the set of *tests* and $\Sigma = \{\mathsf{new}, \mathsf{write}\} \cup \mathcal{T}$ the set of *actions*. For $k \in \mathbb{N}$ and $\bowtie_t \in \mathcal{T}$ with $\bowtie \in \{=, <, >\}$, we write $k \models \bowtie_t$ if $k \bowtie t$. We are now prepared to define distributed memory automata.

▶ Definition 1. A distributed memory automaton (DMA) is a tuple $\mathcal{A} = (S, \iota, \Delta, F)$ where 126 S is the finite set of states, $\iota \in S$ is the initial state, $\Delta \subseteq S \times \Sigma \times S$ is the finite set of 127 transitions, and F is the set of final states.

For a test $\bowtie_t \in \mathcal{T}$, we let $|\bowtie_t| = \max\{1, t\}$. Moreover, $|\mathsf{new}| = |\mathsf{write}| = 1$. The size of \mathcal{A} is defined as $|\mathcal{A}| := |S| + \sum_{(s,\sigma,s')\in\Delta} |\sigma|$. Note that we assume a unary encoding of tests. For $n \geq 1$, an *n*-configuration (shortly a configuration) is a tuple $\gamma = (\mathbf{s}, \boldsymbol{\ell}, \mathbf{M}) \in$ $S^n \times \mathbb{N}^n \times \mathbb{N}^n$. Given a process $p \in [1, n]$, we consider that $\mathbf{s}[p]$ is the current state of $p, \boldsymbol{\ell}[p]$

XX:4 Reachability in Distributed Memory Automata

is the content of its local memory, and $\mathbf{M}[p]$ is the entry of p in the global memory. We use states(γ) to denote the set {s[p] | $p \in [1, n$]} and $|\gamma|$ to represent the number of processes nof the configuration γ .

We say that γ is *initial* if, for all $p \in [1, |\gamma|]$, we have $\mathbf{s}[p] = \iota$ and $\ell[p] \notin \mathbf{M}$, and for all $p, q \in [1, |\gamma|], \ell[p] = \ell[q]$ implies p = q. Hence, in an initial configuration, each process has a different value in its local register and none of these values appears in the shared memory. Moreover, configuration γ is called *final* if $\mathbf{s}[p] \in F$ for some $p \in [1, |\gamma|]$, i.e., if one of its processes is in a state of F.

Let $\mathbb{C}_{\mathcal{A},n}$ be the set of *n*-configurations and $\mathbb{C}_{\mathcal{A}} := \bigcup_{n \geq 1} \mathbb{C}_{\mathcal{A},n}$ be the set of all configurations. We define a global transition relation $\Longrightarrow_{\mathcal{A}} \subseteq \mathbb{C}_{\mathcal{A}} \times (\Sigma \times \mathbb{N}) \times \mathbb{C}_{\mathcal{A}}$. Suppose $\gamma = (\mathbf{s}, \boldsymbol{\ell}, \mathbf{M})$ and $\gamma' = (\mathbf{s}', \boldsymbol{\ell}', \mathbf{M}')$ are two configurations and let $\sigma \in \Sigma$ and $p \in [1, |\gamma|]$. We let $\gamma \xrightarrow{(\sigma, p)}_{\mathcal{A}} \gamma'$ if the following hold:

- 144 $|\gamma| = |\gamma'|$ and
- $(\mathbf{s}[p], \sigma, \mathbf{s}'[p]) \in \Delta,$

 $\mathbf{s}[q] = \mathbf{s}'[q] \text{ and } \boldsymbol{\ell}[q] = \boldsymbol{\ell}'[q] \text{ and } \mathbf{M}[q] = \mathbf{M}'[q] \text{ for all } q \in [1, |\gamma|] \setminus \{p\},$

- 147 If $\sigma = \text{new}$, then $\ell'[p] \notin \mathbf{M}$ and $\mathbf{M} = \mathbf{M}'$,
- if $\sigma = \text{write}$, then $\ell[p] = \ell'[p] = \mathbf{M}'[p]$,
- ¹⁴⁹ if $\sigma \in \mathcal{T}$, then $\ell = \ell'$ and $\mathbf{M} = \mathbf{M}'$ and $|\mathbf{M}|_{\ell[p]} \models \sigma$.

We write $\Longrightarrow_{\mathcal{A}}$ for the union of all relations $\xrightarrow{(\sigma,p)}_{\mathcal{A}}$ and denote by $\Longrightarrow_{\mathcal{A}}^*$ the reflexive and transitive closure of $\Longrightarrow_{\mathcal{A}}$. Note that if $\gamma \Longrightarrow_{\mathcal{A}} \gamma'$ then there exists $n \ge 1$ such that $\gamma, \gamma' \in \mathbb{C}_{\mathcal{A},n}$. In fact, the transition relation $\Longrightarrow_{\mathcal{A}}$ does not change the number of involved processes. If we have $(\mathbf{s}, \boldsymbol{\ell}, \mathbf{M}) \xrightarrow{(\mathsf{new}, p)}_{\mathcal{A}} (\mathbf{s}', \boldsymbol{\ell}', \mathbf{M}')$ with $\boldsymbol{\ell}'[p] = d$, we will sometimes write $(\mathbf{s}, \boldsymbol{\ell}, \mathbf{M}) \xrightarrow{(\mathsf{new}(d), p)}_{\mathcal{A}} (\mathbf{s}', \boldsymbol{\ell}', \mathbf{M}')$ to provide explicitly the new local value. A run ρ of \mathcal{A} is a finite sequence of the form $\gamma_0 \xrightarrow{(\sigma_0, p_0)}_{\mathcal{A}} \gamma_1 \xrightarrow{(\sigma_{1, p_1})}_{\mathcal{A}} \gamma_2 \cdots \xrightarrow{(\sigma_{k-1}, p_{k-1})}_{\mathcal{A}} \gamma_k$ where $\gamma_i \in \mathbb{C}_{\mathcal{A}}$ for all $i \in [0, k]$ and γ_0 is initial. It is said to be final if γ_k is final.



Figure 1 An example DMA

Example 2. In the example presented in Figure 1, the final state f is reachable and we shall see in the development of the paper how we can prove this, since it is not obvious at first sight. We present here an execution to reach s_9 with four processes. Assume that the initial configuration is $([\iota, \iota, \iota, \iota], [0, 1, 2, 3], [4, 4, 4, 4])$. From this configuration, if one process performs a write going to s_1 , then the system will not be able to reach s_9 , because no other processes will be able to choose the same value (with a new)

since the value is written in the global memory and the consecutive test $=_4$ (necessary 163 to reach s_9) will never be available. Instead, to reach s_9 , we perform the following step: 164 $([\iota, \iota, \iota, \iota], [0, 1, 2, 3], [4, 4, 4, 4]) \xrightarrow{(\text{new}, 2)}_{\mathcal{A}} ([\iota, s_2, \iota, \iota], [0, 0, 2, 3], [4, 4, 4, 4]).$ Here the second 165 process can choose the same local value as the first one since it is not yet written in 166 the memory. Thanks to the sequence $\xrightarrow{(\text{new},3)}_{\mathcal{A}} \xrightarrow{(\text{new},4)}_{\mathcal{A}} \xrightarrow{(\text{write},1)}_{\mathcal{A}}$, we reach the configura-167 tion $([s_1, s_2, s_2, s_6], [0, 0, 0, 0], [0, 4, 4, 4]))$, from which we can perform the transition sequence 168 $\underbrace{(=_1,2)}_{\mathcal{A}} \xrightarrow{(=_1,3)}_{\mathcal{A}} \xrightarrow{(\text{write},2)}_{\mathcal{A}} \xrightarrow{(\text{write},3)}_{\mathcal{A}} \text{ to reach the configuration } ([s_1,s_4,s_4,s_6],[0,0,0,0],[0,0],[0,$ 169 (0,4] from which it is possible to perform $\xrightarrow{(=3,4)}_{\mathcal{A}} \xrightarrow{(write,4)}_{\mathcal{A}} \xrightarrow{(=4,4)}_{\mathcal{A}}$ making the fourth pro-170 cess reach s_9 . Note that we could build a similar execution with 5 processes to reach the 171 configuration $([s_1, s_4, s_4, s_4, s_9], [0, 0, 0, 0, 0], [0, 0, 0, 0, 0])$ by adding an extra process that 172 behaves as process two but writes its value after that the last process reaches s_9 . We have 173 then five times the value 0 in the global memory. But from this configuration, it is not 174 possible to reach f since, to pass the sequence of transitions $(s_4, =_5, s_5), (s_5, =_2, f)$, at least 175 three processes have to delete the value 0 from their global memory and this is not possible. 176

The main problem we study in the paper is the reachability problem, in which we check whether a state of a given DMA can be reached without specifying the number of processes. In other words, the number of processes is a parameter that needs to be instantiated.

180

REACHABILITY	
I:	DMA \mathcal{A}
Q:	$\gamma \Longrightarrow^*_{\mathcal{A}} \gamma'$ for some initial $\gamma \in \mathbb{C}_{\mathcal{A}}$ and some final $\gamma' \in \mathbb{C}_{\mathcal{A}}$?

¹⁸¹ In order to understand the above problem, it is important to also know how to solve the ¹⁸² respective problem where the number of processes is imposed.

183

FIXED-REACHABILITY	
I:	DMA \mathcal{A} and $n \ge 1$ (encoded in unary)
\mathbf{Q} :	$\gamma \Longrightarrow_{\mathcal{A}}^* \gamma'$ for some initial $\gamma \in \mathbb{C}_{\mathcal{A},n}$ and some final $\gamma' \in \mathbb{C}_{\mathcal{A},n}$?

Hence, REACHABILITY consists in checking the existence of a final run and FIXED REACHABILITY seeks for a final run with an initial *n*-configuration.

3 Considering a fixed number of processes

¹⁸⁷ In this section, we show that FIXED-REACHABILITY is PSPACE-complete.

First we explain how we obtain the upper bound. We consider a DMA $\mathcal{A} = (S, \iota, \Delta, F)$ 188 and a fixed number of processes $n \geq 1$. Note that, for any configuration $\gamma = (\mathbf{s}, \boldsymbol{\ell}, \mathbf{M}) \in$ 189 $S^n \times \mathbb{N}^n \times \mathbb{N}^n$, the number of different values in the local memory ℓ and in the global memory 190 **M** is at most 2*n*. Hence, if there is a run $\gamma_0 \xrightarrow{(\sigma_0, p_0)}_{\mathcal{A}} \gamma_1 \xrightarrow{(\sigma_1, p_1)}_{\mathcal{A}} \gamma_2 \cdots \xrightarrow{(\sigma_{k-1}, p_{k-1})}_{\mathcal{A}} \gamma_k$ such that $\gamma_i \in \mathbb{C}_{\mathcal{A}, n}$ for all $i \in [0, k]$ and γ_0 is initial and γ_k is final, then there is a run 191 192 $\gamma_0' \xrightarrow{(\sigma_0, p_0)} \gamma_1' \xrightarrow{(\sigma_1, p_1)} \gamma_2' \cdots \xrightarrow{(\sigma_{k-1}, p_{k-1})} \gamma_k' \text{ such that } \gamma_i' \in S^n \times [0, 2n]^n \times [0, 2n]^n \text{ for } \gamma_i' \in S^n \times [0, 2n]^n \times [0, 2n]^n$ 193 all $i \in [0, k]$ and γ'_0 is initial and γ'_k is final. In fact, the set of values $[0, 2n]^n$ is enough to 194 define an initial configuration in $\mathbb{C}_{\mathcal{A},n}$ since we can pick 2n different values. Since there are 195 2n+1 different values in [0, 2n], when performing an action new, it is always possible to pick 196 a value in [0, 2n] that appears neither in the local memory nor in the global memory. To 197 solve FIXED-REACHABILITY for n processes, we then check whether a final configuration is 198

XX:6 Reachability in Distributed Memory Automata

reachable from an initial one in the graph where the set of vertices is $S^n \times [0, 2n]^n \times [0, 2n]^n$ 199 and the edges are defined by the transition relation $\Longrightarrow_{\mathcal{A}}$. This graph having an exponential 200 number of vertices, the search can be performed in NPSPACE, i.e., in PSPACE thanks to 201 Savitch's theorem. Note that we could obtain the same upper bound by reducing our problem 202 to the non emptiness problem for non-deterministic register automata with 2n registers and 203 S^n as a set of states and use then the fact that the non-emptiness problem for such automata 204 is in PSPACE [7]. The 2n registers will correspond to the local and global memory and the 205 different actions of the DMA can be simulated into a register automata. 206

Proposition 3. FIXED-REACHABILITY *is in* PSPACE.

To show the lower bound, we do a reduction from the intersection emptiness problem of 208 many non-deterministic finite state automata. A non-deterministic finite state automaton 209 (FSA) A over a finite alphabet Λ is a tuple $(Q, q_{\iota}, \delta, F)$ where Q is a finite set of states, $q_{\iota} \in Q$ 210 is an initial state, $\delta \subseteq Q \times \Lambda \times Q$ is the transition relation and $F \subseteq Q$ is the set of accepting 211 states. A finite word $w = w_0 w_1 \dots w_{k-1}$ in Λ^* is accepted by A if there exists a sequence 212 of states $(q_i)_{0 \leq i \leq k}$ such that $q_0 = q_i, q_k \in F$, and $(q_i, w_i, q_{i+1}) \in \delta$ for all $i \in [0, k-1]$. We 213 denote by $\mathcal{L}(A)$ the language of A, i.e., the set of words $\{w \in \Lambda^* \mid w \text{ is accepted by } A\}$. The 214 emptiness intersection problem asks, given m FSA A_1, \ldots, A_m over the alphabet Λ , whether 215 $\bigcap_{1 \leq i \leq m} \mathcal{L}(A_i) = \emptyset$. This problem is known to be PSPACE-complete [11]. 216



Figure 2 Gadget to isolate 4 processes

In order to reduce the intersection emptiness problem for FSA to FIXED-REACHABILITY, 217 we first need a gadget to bring different processes to different parts of the DMA so that each 218 of these processes can simulate a particular finite automaton. This gadget is necessary since 219 in DMA all processes begin in the same initial state. An example of this gadget for four 220 processes is depicted in Figure 2. At the beginning, all the processes are in the initial state ι 221 and we claim that if a process reaches the state q1 then there is one process in q2 or in q2'222 (because at this stage we cannot force the transition labeled with the test $=_4$ leading to q^2 to 223 be taken), one process in q3 or in q3' and one process in q4 or in q4'. In fact, if one process 224 is in q1, then it has to first write its local value and the only way to do this is to take the 225 upper branch of the DMA and, after writing, wait for the other processes to write their value 226 in order to pass the test $=_4$. Because of this test, all the processes have to choose the same 227 value with the first new. One way to pass the test $=_4$ for the first process is that all the 228 processes take the upper branch as follows: they all choose the same new value, then they all 229 pass the test $=_0$ then they all write their value and they all pass the test $=_4$. However this 230 execution will then stop because of the following test $=_1$ which could not be taken because, 231 at this stage, none of the processes can rewrite its value in the global memory. The same 232

reasoning can be iterated to show that the only way to pass the test $=_1$ in the upper branch 233 is to have one process per branch, the first one writes its value, then the second one can pass 234 the first test $=_1$ in the second branch and writes the same value, the third one passes the 235 test $=_2$ in the third branch and writes its value and the last one can pass the test $=_3$ in 236 the last branch and writes its value. Each process can then pass, in its branch, the test $=_4$ 237 but only the fourth process can perform a new followed by a write to overwrite its value in 238 the global memory (the other ones have to wait because of the tests $=_3, =_2, =_1$). Hence the 239 fourth process overwrites its value, then the third one, then the second one and finally the 240 first process can pass the test $=_1$. After that all the processes can again perform a new and 241 write to choose the same new value and write it to the memory to allow the first process to 242 reach q1. 243

We consider now an instance of the intersection emptiness problem with m FSA $A_i = (Q_i, q_i^{(i)}, \delta_i, F_i)$ for $i \in [1, m]$ working over the finite alphabet $\Lambda = \{a_1, a_2, \ldots, a_k\}$. Without loss of generality, we can assume that, for each $i \in [1, m]$, the set $F_i = \{q_f^{(i)}\}$ is a singleton and furthermore the only way to reach this state is to read the letter a_k that is not present in any other transitions. Hence all the words accepted by A_i end with a_k and if an automaton reads a word until its last letter a_k , then the automaton accepts this word.



Figure 3 Encoding intersection emptiness of finite automata into DMA

To check whether $\bigcap_{1 \leq i \leq m} \mathcal{L}(A_i) = \emptyset$, we build a DMA and consider m + k processes. The first m processes simulate the automata $(A_i)_{1 \leq i \leq m}$ and the k last processes simulate the read letters. First we use the gadget presented previously to separate these m + k processes in different parts of the DMA. For $i \in [1, m]$, the *i*-th process will be brought to the initial state $q_l^{(i)}$ of each NFA whereas the last k processes are brought to the state q_{let} leading to the part of the DMA depicted in Figure 3b.

We show then on Figure 3a how we simulate each transition $q \xrightarrow{a_i} q'$ of the finite state 256 automata in the DMA. A process $p \in [1, m]$, in order to simulate the transition $q \stackrel{a_i}{\longrightarrow} q'$, first 257 takes a new value and waits until this value appears i times in the global memory. At this 258 stage only the k last processes are able to write, so i of these last processes take the same 259 new value and write it to the global memory. There possibly remain at most k - i processes 260 that did not take the same new value. But the process p then takes a new value and it has 261 to appear k - i times in the global memory, so the k - i processes that did not write their 262 value to the memory can do it now. Finally, after this, each process can take a new value and 263 write it to the global memory and if they all have taken the same new value, they can all 264 pass the test $=_{k+m}$. This ensures that all the processes simulating the automata have read 265 the same letter and, moreover, that the different processes are synchronized. For instance, 266 imagine that a process simulating the automaton takes the transitions $\xrightarrow{=_1} \xrightarrow{\mathsf{new}} \xrightarrow{=_{k-1}}$ and 267 another one at the same stage of the simulation goes through $\xrightarrow{=_2} \xrightarrow{\mathsf{new}} \xrightarrow{=_{k-2}}$. This is possible: 268 a process p1 simulating a letter writes its value to the memory allowing the test $=_1$, then a 269 second process simulating a letter writes the same value to the memory allowing the test $=_2$. 270 then the k-2 remaining last processes take the same new value and so does the process p1271 (by taking the third transition labelled by new in the loop starting in q_{let}), then the k-2 last 272

XX:8 Reachability in Distributed Memory Automata

processes write their value allowing the test $=_{k-2}$ and finally the process p1 writes its value allowing the test $=_{k-1}$. But after this, the different processes are blocked because p1 cannot take a new value anymore and write it to allow the test $=_{k+m}$ for which all the processes need to choose the same new value and write it to the global memory.

To finalize our reduction we choose $\{q_f^{(1)}\}\$ as the set of final states of the DMA. Since the size of the DMA we build is polynomial in the size of the *m* automata, we can deduce the lower bound for FIXED-REACHABILITY.

Theorem 4. FIXED-REACHABILITY *is* PSPACE-*complete*.

²⁸¹ **4** The parameterized train problem

We introduce in this section a simpler parameterized problem whose resolution will help in solving the reachability problem in DMA.

284 4.1 Definition

As for DMA, we will use here the set of tests $\mathcal{T} := \{=_t, <_t, >_t \mid t \in \mathbb{N}\}$. Our problem consists in modelling a set of passengers who can enter a train and leave it. Each passenger enters the train at most once and has the ability to test how many passengers are in the train and to change its state accordingly. Furthermore, there is a distinguished passenger, called the *controller*.

▶ Definition 5. A train automaton is a tuple $TA = (S, \iota^c, \iota, S_{out}, S_{in}, \Delta, s_f)$ where S is the finite set of states partitioned into $S = S_{out} \uplus S_{in} \uplus \{s_f\}, \iota^c \in S_{out}$ is the initial state for the controller, $\iota \in S_{out}$ is the initial state for the passengers, s_f is the final state, and $\Delta \subseteq (S_{out} \times \mathcal{T} \times S_{out}) \cup (S_{in} \times \mathcal{T} \times S_{in}) \cup (S_{out} \times \{\mathbf{E}\} \times S_{in}) \cup (S_{in} \times \{\mathbf{Q}\} \times \{s_f\})$ is the finite set of transitions.

Intuitively, when a passenger (or the controller) is in a state from S_{out} or in s_f , he stands outside the train, and when he is in S_{in} , he is inside the train. A passenger enters the train thanks to the action **E**. He can leave the train with action **Q** and, in doing so, enters the state s_f from which he cannot perform any test or action. We now detail the semantics induced by *TA*.

For $n \geq 1$, an *n*-train configuration is a pair $\theta = (\mathbf{s}, c) \in S^n \times \mathbb{N}$ such that $\mathbf{s}[1]$ is the 300 controller state and $c = |\{p \in [1, n] \mid \mathbf{s}[p] \in S_{in}\}|$. Note that we identify the controller with 301 the first passenger. Formally, we could get rid of the c since we can deduce it from s, but it 302 eases the writing of our results to keep it. A train configuration is an n-train configuration 303 for some $n \ge 1$. For an *n*-train configuration θ , we denote by $|\theta| = n$ its size. We say that θ 304 is *initial* if $\mathbf{s}[1] = \iota^c$, $\mathbf{s}[p] = \iota$ for all $p \in [2, |\theta|]$, and c = 0. We define a transition relation 305 \rightarrow_{TA} as follows. Let $\theta = (\mathbf{s}, c)$ and $\theta' = (\mathbf{s}', c')$ be two train configurations, $a \in \mathcal{T} \cup {\mathbf{E}, \mathbf{Q}}$, 306 and $p \in [1, |\theta|]$. We let $\theta \xrightarrow{(a,p)}_{TA} \theta'$ if $|\theta| = |\theta'|$, $\mathbf{s}[p'] = \mathbf{s}'[p']$ for all $p' \in [1, |\theta|] \setminus \{p\}$, 307 $(\mathbf{s}[p], a, \mathbf{s}'[p]) \in \Delta$, and the following hold: 308

if $a = \mathbf{E}$ then c' = c + 1 (passenger p enters the train),

if $a = \mathbf{Q}$ then c' = c - 1 (passenger p leaves the train), and

311 if $a \in \mathcal{T}$ then c = c' and $c \models a$.

We write $\theta \to_{TA} \theta'$ if there exist $a \in \mathcal{T} \cup \{\mathbf{E}, \mathbf{Q}\}$ and $p \in [1, |\theta|]$ such that $\theta \xrightarrow{(a,p)}_{TA} \theta'$. An execution of *TA* is a finite sequence $\rho = \theta_0 \xrightarrow{(a_0,p_0)}_{TA} \theta_1 \xrightarrow{(a_1,p_1)}_{TA} \theta_2 \dots \xrightarrow{(a_{k-1},p_{k-1})}_{TA} \theta_k$

(or $\rho = \theta_0 \rightarrow_{TA} \theta_1 \rightarrow_{TA} \theta_2 \dots \rightarrow_{TA} \theta_k$ if we do not need the action and test labellings). We denote by \rightarrow^*_{TA} the reflexive and transitive closure of \rightarrow_{TA} . If $\theta \rightarrow^*_{TA} \theta'$, then we say that there exists an execution from θ to θ' in *TA*. Note that the number of passengers does not change during an execution, just like the number of processes does not change in an execution of a DMA.

³¹⁹ The problem we study in this section can be formalized as follows:

320

I: A train automaton $TA = (S, \iota^c, \iota, S_{out}, S_{in}, \Delta, s_f)$ and a state $s \in S$

Q: Are there an initial train configuration θ and a configuration $\theta' = (\mathbf{s}', c')$ such that $\theta \to_{TA}^* \theta'$ and $\mathbf{s}'[p] = s$ for some $p \in [1, |\theta|]$?

We let TrainReach(TA) denote the set of states $s \in S$ such the answer to the TRAIN-REACHABILITY with TA and s is positive.



Figure 4 An example of train automaton

Example 6. In Figure 4, we have drawn a train automaton inspired (we shall see the connection later) from the DMA given in Figure 1. In this train automaton, the state s is not reachable. In fact, to reach it, the controller would have to go to state s_1 and at least two passengers to s_4 . But then, there are at least three passengers in the train that cannot leave it anymore. Hence, the test $=_2$ can never be satisfied.

Train automata will help us to simulate part of the executions of DMA where all the 328 processes except one (the controller) begin by choosing a new value identical to the one of 329 the controller (the idea being that this value corresponds to the identity of the train). Then 330 when a process performs a write it corresponds to a passenger entering the train and when 331 thanks to a sequence of actions it overwrites its value in the global memory it corresponds 332 to a passenger leaving the train. This explains as well why we need a controller in Train 333 Automata, this helps to simulate a process which did not perform a new. Since initially all 334 the processes have a different value in their global memory their can be for each value d at 335 most one process which did not perform a new(d) and has d in its local register. 336

4.2 Bounding the number of passengers

We will see here that in order to solve TRAIN-REACHABILITY, we can bound the number of passengers present in the train at any moment. Consider a train automaton $TA = (S, \iota^c, \iota, S_{out}, S_{in}, \Delta, s_f)$. We let $cap \in \mathbb{N}$ be the maximal constant appearing in the transitions of Δ . Hence we have $t \leq cap$ for all $(s, \bowtie_t, s') \in \Delta$. Given an *n*-train configuration $\theta = (\mathbf{s}, c)$ and a bound $b \in \mathbb{N}$, we say that θ is *b*-bounded if $c \leq b$. An execution $\theta_0 \to_{TA} \theta_1 \to_{TA} \theta_2 \ldots \to_{TA} \theta_k$ is called *b*-bounded if θ_i is *b*-bounded for all $i \in [0, k]$.

XX:10 Reachability in Distributed Memory Automata

Finally, we introduce a relation \leq between two train configurations $\theta = (\mathbf{s}, c)$ and $\theta' = (\mathbf{s}', c')$ defined as follows: $\theta \leq \theta'$ if $|\theta| = |\theta'|$ and c = c' and for all $p \in [1, |\theta|]$, if $\mathbf{s}[p] \neq \mathbf{s}'[p]$ then $\mathbf{s}[p] = s_f$ and $\mathbf{s}'[p] \in S_{out}$. In other words, if a passenger is not in the same state in θ and in θ' , it means he is in its final state in θ and he is out of the train in θ' . We need a first technical result stating that the relation \leq is a simulation relation for \rightarrow_{TA} . The result of this lemma is a direct consequence of the definition of \leq and of the fact that, in TA, when the controller or a passenger is in its final state, he cannot do anything anymore.

Lemma 7. If $\theta_1 \leq \theta'_1$ and $\theta_1 \xrightarrow{(a,p)}_{TA} \theta_2$ then there exists a configuration θ'_2 such that $\theta_2 \leq \theta'_2$ and $\theta'_1 \xrightarrow{(a,p)}_{TA} \theta'_2$.

The following lemma shows us how to bound locally the capacity of the train. The idea is that if the capacity of the train goes above cap + 2, it is not necessary to make more passengers enter the train to satisfy the subsequent tests before the capacity goes back to a value smaller than cap + 2.

Lemma 8. Let M > cap. If there is an execution $\theta_0 \to_{TA} \theta_1 \to_{TA} \ldots \to_{TA} \theta_k$ with $\theta_i = (\mathbf{s}_i, c_i)$ for all $i \in [0, k]$ and such that $c_0 = c_K = M$ and $c_i = M + 1$ for all $i \in [1, k - 1]$, then there is an M-bounded execution from θ_0 to some θ' with $\theta_k \preceq \theta'$.

Proof. Let $\rho = \theta_0 \xrightarrow{(a_0, p_0)} {}_{TA} \theta_1 \xrightarrow{(a_1, p_1)} {}_{TA} \theta_2 \dots \xrightarrow{(a_{k-1}, p_{k-1})} {}_{TA} \theta_k$ be an execution with $\theta_i = (\mathbf{s}_i, c_i)$ for all $i \in [0, k]$ and such that $c_0 = c_k = M$ and $c_i = M + 1$ for all $i \in [1, k - 1]$. By definition of the transition relation \rightarrow_{TA} and of cap, we have necessarily $a_0 = \mathbf{E}$ and $a_{k-1} = \mathbf{Q}$ and $a_i = >_t$ with $M > cap \ge t$ for all $i \in [1, k - 2]$. We distinguish two cases:

1. Case $p_0 = p_{k-1}$, i.e., it is the same process that enters and leaves the train. In 364 that case, we let that process never enter the train and we consider the execution 365 $\theta_0 \to_{TA} \theta'_1 \ldots \to_{TA} \theta'_\ell = (\mathbf{s}'_\ell, c'_\ell)$, obtained from ρ by deleting all the transitions (a, p)366 with $p = p_0$. During this execution the number of passengers in the train remains the 367 same and is equal to $c_0 = M$ and, for all $p \in [1, |\theta_0|] \setminus \{p_0\}$, we have $\mathbf{s}'_{\ell}[p] = \mathbf{s}_k[p]$ and 368 $\mathbf{s}'_{\ell}[p_0] = \mathbf{s}_0[p_0]$. Since $\mathbf{s}_0[p_0] \in S_{out}$ (because at the first step of ρ the passenger p_0 enters 369 the train) and $\mathbf{s}_k[p_0] = s_f$ (because in the last step of ρ , passenger p_0 leaves the train), 370 we deduce that $\theta_k \leq \theta'_{\ell}$. 371

2. Case $p_0 \neq p_{k-1}$. In that case, we reorder the execution ρ as follows. First we execute all the transitions (a, p) with $p = p_{k-1}$ leading to a configuration $\theta'' = (\mathbf{s}'', c'')$ such that $\mathbf{s}''[p] = \mathbf{s}_0[p]$ for all $p \in [1, |\theta_0|] \setminus \{p_{k-1}\}$ and $\mathbf{s}''[p_{k-1}] = \mathbf{s}_k[p_{k-1}] = s_f$ and c'' = M - 1. Then from θ'' we execute, in the same order, the remaining transition of ρ (the first being labelled with (\mathbf{E}, p_0)) which leads exactly to the configuration θ_k . Hence we obtain an *M*-bounded execution from θ_0 to θ_k .

Using iteratively this last lemma allows us to bound the number of passengers in the train to reach a specific control state s.

Proposition 9. Let $s \in S$. Let θ be an initial configuration and $p \in [1, |\theta|]$. If there is an execution from θ to some configuration $\theta' = (\mathbf{s}', c')$ with $\mathbf{s}'[p] = s$, then there is a (cap + 2)-bounded execution from θ to some configuration $\theta'' = (\mathbf{s}'', c'')$ with $\mathbf{s}''[p] = s$.

4.3 Solving Train-Reachability

We shall see now how Proposition 9 allows us to build a finite abstract graph in which the reachability problem provides us with a solution for TRAIN-REACHABILITY. We consider

a train automaton $TA = (S, \iota^c, \iota, S_{out}, S_{in}, \Delta, s_f)$ and, as in the previous section, we let $cap \in \mathbb{N}$ be the maximal constant appearing in the transitions of Δ . In order to solve our reachability problem, we build a graph of abstract configurations which keep track of the states of the controller, of the states in S_{out} that can be reached, and of the number of people in the train up to cap + 2. As we shall see, such an abstract graph will suffice to obtain a witness for TRAIN-REACHABILITY thanks to the Proposition 9 and to the following Copycat Lemma.

▶ Lemma 10 (Copycat Lemma). Let $s \in S_{out}$ and M > 0. Assume an M-bounded execution from an initial train configuration θ_0 to a configuration $\theta = (\mathbf{s}, c)$ with $\mathbf{s}[p] = s$ for some $p \in [2, |\theta_0|]$. Then, for all $b \ge 0$, there exists an M-bounded execution from θ'_0 to $\theta' = (\mathbf{s}', c)$ where θ'_0 is the initial train configuration with $|\theta'_0| = |\theta_0| + b$, $\mathbf{s}'[p] = \mathbf{s}[p]$ for all $p \in [1, |\theta_0|]$, and $\mathbf{s}'[p] = s$ for all $p \in [|\theta_0| + 1, |\theta_0| + b]$.

Proof. Let $\rho = \theta_0 \xrightarrow{(a_0,p_0)}_{TA} \theta_1 \xrightarrow{(a_1,p_1)}_{TA} \theta_2 \dots \xrightarrow{(a_{k-1},p_{k-1})}_{TA} \theta_k$ be an execution with 398 $\theta_i = (\mathbf{s}_i, c_i)$ for all $i \in [0, k]$ and $\mathbf{s}_k[p] \in S_{out}$ for $p \in [2, |\theta_0|]$. Since, in TA, a passenger 399 can never go to a state in S_{out} once he has entered the train, $p_i = p$ implies $a_i \in \mathcal{T}$ for all 400 $i \in [0, k-1]$. In other words, all the actions performed by passenger p along ρ are tests. 401 Hence from θ'_0 , we can reproduce ρ and each time we have $p_i = p$, passengers $|\theta_0| + 1$ to 402 $|\theta_0| + b$ take the same transition as passenger p. As a consequence, at the end of this run, all 403 these passengers will be in the same state as passenger p, and extending ρ in such a way is 404 possible because the actions of passenger p never change the capacity of the train, as they 405 are just tests. 4 406

An abstract train configuration ξ of TA is a triple (s^c, Out, In) where $s^c \in S, Out \subseteq$ 407 $S_{out} \cup \{s_f\}$ and $In \in \mathbb{N}^{S_{in}}$ is a multiset of elements of S_{in} such that $\sum_{s \in S_{in}} In(s) \leq cap + 1$ 408 if $s^c \in S_{in}$ and $\sum_{s \in S_{in}} In(s) \leq cap + 2$ otherwise. Given an abstract configuration $\xi =$ 409 (s^{c}, Out, In) , we define $inside(\xi) \in [0, cap + 2]$ describing the number of passengers in the 410 train: it is equal to $\sum_{s \in S_{in}} In(s)$ if $s^c \notin S_{in}$ and $1 + \sum_{s \in S_{in}} In(s)$ otherwise. Indeed, by 411 definition, we have $inside(\xi) \leq cap + 2$ for all abstract train configurations ξ . The initial 412 abstract train configuration ξ_{ι} is then equal to $(\iota^{c}, \{\iota\}, In_{\iota})$ with $In_{\iota}(s) = 0$ for all $s \in S_{in}$. 413 We denote by Ξ the set of abstract train configurations of TA. Note that by definition Ξ is 414 finite. 415

We define now a transition relation \rightsquigarrow between abstract configurations. Let $\xi_1 = (s_1^c, Out_1, In_1)$ and $\xi_2 = (s_2^c, Out_2, In_2)$ be two abstract train configurations and $\delta = (s, a, s') \in \Delta$ and $mc = \{\top, \bot\}$. The value mc indicates whether the controller moves (\top) or another passenger (\bot) . We have $\xi_1 \stackrel{\delta,mc}{\rightsquigarrow} \xi_2$ if one of the following cases holds:

⁴²⁰ 1. $mc = \top$ and $s = s_1^c$ and $s' = s_2^c$ and $Out_1 = Out_2$ and $In_1 = In_2$ and if $a = \mathbf{E}$ then ⁴²¹ $inside(\xi_1) < cap + 2$ and if $a \in \mathcal{T}$ then $inside(\xi_1) \models a$ (move of the controller);

422 **2.** $mc = \bot$ and $s_1^c = s_2^c$ and $s \in Out$ and $a \in \mathcal{T}$ and $inside(\xi_1) \models a$ and $Out_2 = Out_1 \cup \{s'\}$ 423 and $In_2 = In_1$ (move of a passenger outside the train);

424 **3.** $mc = \bot$ and $s_1^c = s_2^c$ and $s \in S_{in}$ and $In_1(s) > 0$ and $a \in \mathcal{T}$ and $inside(\xi_1) \models a$ and 425 $Out_2 = Out_1$ and

426 $In_2(s) = In_1(s) - 1$ and $In_2(s') = In_1(s') + 1$ if $s \neq s'$,

427
$$In_2(s) = In_1(s)$$
 if $s = s'$

and $In_2(s'') = In_1(s'')$ for all $s'' \in S_{in} \setminus \{s, s'\}$ (move of a passenger in the train);

429 **4.** $mc = \bot$ and $s_1^c = s_2^c$ and $s \in Out$ and $a = \mathbf{E}$ and $inside(\xi_1) < cap + 2$ and $Out_2 = Out_1$ 430 and $In_2(s') = In_1(s') + 1$ and $In_2(s'') = In_1(s'')$ for all $s'' \in S_{in} \setminus \{s'\}$ (a passenger enters 431 the train);

XX:12 Reachability in Distributed Memory Automata

432 **5.** $mc = \bot$ and $s_1^c = s_2^c$ and $s \in S_{in}$ and $In_1(s) > 0$ and $a = \mathbf{Q}$ and $Out_2 = Out_1 \cup \{s_f\}$ 433 and $In_2(s) = In_1(s) - 1$ and $In_2(s'') = In_1(s'')$ for all $s'' \in S_{in} \setminus \{s\}$ (a passenger leaves 434 the train).

We write $\xi_1 \rightsquigarrow \xi_2$ if there exist $\delta \in \Delta$ and $mc = \{\top, \bot\}$ such that $\xi_1 \stackrel{\delta, mc}{\leadsto} \xi_2$, and we denote by \rightsquigarrow^* the reflexive and transitive closure of \rightsquigarrow .

We shall now see how we can reduce TRAIN-REACHABILITY to a reachability query in the 437 transition system (Ξ, \rightsquigarrow) . In other words, we shall prove in which matters our abstraction 438 is sound and complete for TRAIN-REACHABILITY. The results of the two next lemmas 439 need to be combined with the result of Proposition 9 which states that we can restrict our 440 attention to (cap + 2)-bounded executions to solve TRAIN-REACHABILITY. First we give the 441 lemma needed to ensure completeness of our abstraction. For this, given an abstract train 442 configuration $\xi = (s^c, Out, In)$, we define $[\![\xi]\!]$, a set of configurations described by ξ . For a 443 train configuration $\theta = (\mathbf{s}, c)$, we let $\theta \in [\![\xi]\!]$ if the following conditions hold: 444

- 445 $c = inside(\xi),$
- 446 \bullet $\mathbf{s}[1] = s^c$,

for all $p \in [2, |\theta|]$, if $\mathbf{s}[p] \in S_{out} \cup \{s_f\}$ then $\mathbf{s}[p] \in Out$, and

⁴⁴⁸ In(s) = $|\{p \in [2, |\theta|] \mid \mathbf{s}[p] = s\}|$ for all $s \in S_{in}$.

In other words, the control state of the controller is the same in θ and ξ , the states of the passengers in the train are the same in ξ and θ , and all the states present in θ from passengers outside the train are present in *Out*. This interpretation of abstract configurations allows us to state our first property.

⁴⁵³ ► Lemma 11. Let θ and θ' be two configurations such that θ is initial. If there is a (cap + 2)-⁴⁵⁴ bounded execution from θ to θ' then there exists an abstract train configuration ξ' such that ⁴⁵⁵ θ' ∈ $[\xi']$ and $\xi_{\iota} \rightsquigarrow^* \xi'$.

To ensure the soundness of our method, for an abstract train configuration $\xi = (s^c, Out, In)$, we need to identify in $[\![\xi]\!]$ the configurations for which all the states in Out are present. We say that a configuration $\theta = (\mathbf{s}, c)$ is a witness for ξ if $\theta \in [\![\xi]\!]$ and, for all $s \in Out$, there exists $p \in [2, |\theta|]$ such that $\mathbf{s}[p] = s$. This new notion combined with the result of the Copycat Lemma 10 allows us to state the following property of our abstraction.

Lemma 12. Let $\xi' \in \Xi$. If $\xi_ι \rightsquigarrow^* \xi'$ then there exist an initial configuration θ and θ' ∈ [[ξ']] such that there is a (cap + 2)-bounded execution from θ to θ' and θ' is a witness for ξ' .

Now to solve TRAIN-REACHABILITY for the train automaton TA and a state $s \in S$, 463 thanks to Proposition 9, we know it is enough to consider only (cap + 2)-bounded executions. 464 Lemmas 11 and 12 tell us that we have to seek in the graph (Ξ, \rightsquigarrow) a path between ξ_{ι} and an 465 abstract train configuration $\xi = (s^c, Out, In)$ such that $s = s^c$ or $s \in Out$ or In(s) > 0. Note 466 that by definition $|\Xi| \leq |S^c| \cdot 2^{|S_{out}|+1} \cdot |S_{in}|^{cap+2}$ hence the size of (Ξ, \rightsquigarrow) is exponential 467 in the size of TA and the transition relation \rightarrow can be built on-the fly (as it is done in its 468 definition). Using that the reachability problem in a graph can be done in NLOGSPACE, 469 we deduce that we can solve TRAIN-REACHABILITY in NPSPACE (by solving a reachability 470 query in (Ξ, \rightsquigarrow)). Thanks to Savitch's theorem we deduce our PSPACE upper bound. 471

473 **5** An algorithm for reachability

⁴⁷⁴ In this section, we provide an algorithm to solve REACHABILITY using, as an internal ⁴⁷⁵ procedure, the algorithm proposed in the previous section for TRAIN-REACHABILITY.

We consider a DMA $\mathcal{A} = (S, \iota, \Delta, F)$. Without loss of generality, we assume that in \mathcal{A} 476 when a process p performs a write action, then it will not do so again until it performs a 477 new action. This restriction makes sense, since when it has written its local value once, it 478 does not change anything to the behavior of the global system to rewrite it. One can easily 479 modify \mathcal{A} to respect this property by adding a boolean flag to the states which is set to true 480 after a write and set back to false after a new. Moreover, when an edge labelled with write 481 leaves a state while the newly introduced boolean is true, then write is replaced by the test 482 $>_0$ (which will be necessarily evaluated to true since the global memory contains at least the 483 local value of the process). Before presenting our method to solve REACHABILITY, we state 484 a technical lemma similar to the Copycat Lemma 10, but this time for DMA instead of train 485 automata. The idea here is that we can join two distinct executions of the DMA using the 486 fact that in DMA, the precise values of the data written in the global or local memory do 487 not really matter but only the occurrences of the same values are important. 488

▶ Lemma 14 (Copycat Lemma II). If there exists an execution $\gamma_0 \implies^*_{\mathcal{A}} \gamma_1$ with γ_0 initial and $\gamma_1 = (\mathbf{s}_1, \boldsymbol{\ell}_1, \mathbf{M}_1)$ and an execution $\gamma'_0 \implies^*_{\mathcal{A}} \gamma'_1$ with γ'_0 initial and $\gamma'_1 = (\mathbf{s}'_1, \boldsymbol{\ell}'_1, \mathbf{M}'_1)$, then there exists an execution $\gamma''_0 \implies^*_{\mathcal{A}} \gamma''_1$ with γ''_0 initial and such that $|\gamma''_1| = |\gamma_1| + |\gamma'_1|$ and $\gamma''_1 = (\mathbf{s}''_1, \boldsymbol{\ell}''_1, \mathbf{M}''_1)$ with $\mathbf{s}''_1[p] = \mathbf{s}_1[p]$ for all $p \in [1, |\gamma_1|]$ and $\mathbf{s}''_1[|\gamma_1| + p] = \mathbf{s}'_1[p]$ for all $p \in [1, |\gamma'_1|]$.

⁴⁹⁴ As a consequence of this lemma, if at some point we reach a configuration γ_1 in a DMA, ⁴⁹⁵ we know that any configuration with as many copies as one may desire of the states of γ_1 is ⁴⁹⁶ reachable. Our algorithm for REACHABILITY then computes, iteratively, the two following ⁴⁹⁷ subsets of the set of states S:

⁴⁹⁸ New is the set of reachable states $s \in S$ from which an action new is feasible. Formally, ⁴⁹⁹ $s \in \mathbb{N}$ ew if there exist $\gamma, \gamma' \in \mathbb{C}_{\mathcal{A}}$ such that γ is initial and γ' and $\gamma \Longrightarrow_{\mathcal{A}}^* \gamma'$ and ⁵⁰⁰ $s \in states(\gamma')$ and $(s, \text{new}, u) \in \Delta$ for some $u \in S$.

= OWrite is the set of states $s \in S$ that occur in some execution where the process being in s performs new and eventually write (hence the set of states from which a process can overwrite its value in the global memory). Formally, $s \in OW$ rite if there exist a run ρ of \mathcal{A} of the form $\gamma_0 \xrightarrow{(\sigma_0, p_0)}_{\mathcal{A}} \gamma_1 \xrightarrow{(\sigma_1, p_1)}_{\mathcal{A}} \gamma_2 \cdots \xrightarrow{(\sigma_\ell, p_\ell)}_{\mathcal{A}} \gamma_{\ell+1}$ and $p \in [1, |\gamma_0|]$ and $0 \leq j < k \leq \ell$ such that $\gamma_j = (\mathbf{s}_j, \boldsymbol{\ell}_j, \mathbf{M}_j)$ with $\mathbf{s}_j[p] = s$ and $(\sigma_j, p_j) = (\mathsf{new}, p)$ and $(\sigma_k, p_k) = (\mathsf{write}, p)$ and, for all $i \in [j+1, \ell-1]$, if $p_i = p$ then $\sigma_i \notin \{\mathsf{new}, \mathsf{write}\}$.

First, note that $OWrite \subseteq New$. We will see now how to compute these two sets of states and how our method exploits the result of the previous section on the train problem. The intuition to link the reachability in DMA with this latter problem is the following: each process in a DMA is associated to a train whose number is the value stored in its local register. When a process writes its value to the global memory, it enters the corresponding train and it stays in it until it overwrites this value by another one (by entering a new train).

⁵¹³ We first explain, given two sets of states $\mathcal{N} \subseteq \mathbb{N}$ ew and $\mathcal{OW} \subseteq \mathcal{OW}$ rite, how to build a ⁵¹⁴ train automaton $TA_{N}(\mathcal{N}, \mathcal{OW})$ to check whether new states can be added to \mathcal{N} . We define ⁵¹⁵ $TA_{N}(\mathcal{N}, \mathcal{OW}) = (S_{T}, \iota_{T}^{c}, \iota_{T}, S_{out}, S_{in}, \Delta_{T}, s_{f})$ with:

516
$$S_T = (S \times \{out, in\}) \cup \{\iota_T, s_f\},$$

XX:14 Reachability in Distributed Memory Automata

$$S_{0ut} = (S \times \{out\}) \cup \{\iota_T\},$$

- $= S_{in} = S \times \{in\},$
- $I9 \quad \blacksquare \ \iota_T^c = (\iota, out),$
- Δ_T is the set of transitions verifying:
- $= (\iota_T, =_0, (u, out)) \in \Delta_T \text{ for all } u \in S \text{ such that there is } (s, \mathsf{new}, u) \in \Delta \text{ with } s \in \mathcal{N},$

 $= ((s, out), \mathbf{E}, (s', in)) \in \Delta_T \text{ for all } (s, write, s') \in \Delta,$

- $= ((s, in), \mathbf{Q}, s_f) \in \Delta_T \text{ for all } s \in \mathcal{OW},$
- $= ((s, out), a, (s', out)), ((s, in), a, (s', in)) \text{ for all } (s, a, s') \in \Delta \text{ with } a \in \mathcal{T}.$

In a DMA, when a process performs a new, it is always possible that it chooses the initial 525 value of another process that has not been written yet to the global memory. However, for a 526 given value, there is at most one such process since, initially, all the processes have pairwise 527 different values in their local memory. Such a process is represented in $TA_N(\mathcal{N}, \mathcal{OW})$ by the 528 distinguished controller. Hence, the initial state of the controller is (ι, out) . All the other 529 processes have to perform a new and are represented by the other passengers. To participate 530 in the train automaton, they have to go through the transitions $(\iota_T, =_0, (u, out))$ such that 531 there is $(s, \mathsf{new}, u) \in \Delta$ with $s \in \mathcal{N}$. The train automaton $TA_N(\mathcal{N}, \mathcal{OW})$ then simulates the 532 DMA with the following rules: When a passenger enters the train with \mathbf{E} , the associated 533 process writes its value to the current memory, and when he leaves the train with \mathbf{Q} , the 534 associated process has been able to choose a new value and to write it to the global memory, 535 so intuitively it was in a state of \mathcal{OW} . 536



Figure 5 Train Automaton $TA_N(\{\iota, s_9, s_{13}\}, \{\iota, s_9, s_{13}\})$ for the DMA of Figure 1

Example 15. Figure 5 depicts the train automaton $TA_N(\mathcal{N}, \mathcal{OW})$ associated to the DMA 537 of Figure 1 with $\mathcal{N} = \{\iota, s_9, s_{13}\}$ and $\mathcal{OW} = \{\iota, s_9, s_{13}\}$. Thanks to this train automaton, 538 we deduce that f is reachable in the DMA because $(f, in) \in \mathsf{TrainReach}(TA_N(\mathcal{N}, \mathcal{OW}))$. We 539 have indeed the following execution with five passengers (numbered from 1 to 5, where 1 is 540 the controller): First, passengers 2 to 4 move to (s_{10}, out) , and passenger 5 moves to (s_2, out) . 541 Then, the controller enters the train and arrives in (s_1, in) . After that, passenger 5 can go to 542 (s_4, in) entering the train. There are now two passengers in the train, so passengers 2 to 4 543 can go to (s_{11}, out) and passengers 2 to 3 can enter the train and move to (s_{13}, in) since there 544 will be four passengers in the train. Finally, passenger 4 enters the train. There are now five 545 passengers in the train allowing passenger 5 to move to (s_5, in) . After that, passenger 2 in 546 (s_{13}, in) can leave the train, and passenger 4 can move to (s_{13}, in) . Now, passengers 3 and 4 547 548 from (s_{13}, in) can leave the train bringing the number of passengers to two which allows passenger 5 to reach (f, in). 549

Thanks to Lemma 14 (Copycat Lemma) and to the semantics of train automata, we deduce the following:

XX:15

▶ Lemma 16. Let $\mathcal{N} \subseteq \mathbb{N}$ ew, $\mathcal{OW} \subseteq \mathbb{OW}$ rite, and $s \in S$. If we have $\{(s, in), (s, out)\} \cap$ TrainReach $(TA_{N}(\mathcal{N}, \mathcal{OW})) \neq \emptyset$ and $(s, new, u) \in \Delta$ for some $u \in S$, then $s \in \mathbb{N}$ ew.

Hence this last lemma allows us to add new states from New to \mathcal{N} . We will now see how 554 to increase the set of states \mathcal{OW} . The idea is similar but we give as input a state sn in \mathcal{N} 555 from which we want to check whether an action write can be reached. In the train automaton, 556 we hence have to check which states are reachable from this state sn. For this matter, we 557 use an extra symbol, \top or \bot , to track the path coming from sn (this symbol equals \top when 558 the state is reachable from sn). Given two sets of states $\mathcal{N} \subseteq \mathcal{N}$ ew and $\mathcal{OW} \subseteq \mathcal{OW}$ rite and 559 $sn \in \mathcal{N}$, we build a train automaton $TA_{OW}(\mathcal{N}, \mathcal{OW}, sn)$ to check whether sn can be added 560 to \mathcal{OW} . We let $TA_{OW}(\mathcal{N}, \mathcal{OW}, sn) = (S_T, \iota_T^c, \iota_T, S_{out}, S_{in}, \Delta_T, s_f)$ with: 561

- $S_{562} \quad \blacksquare \quad S_T = (S \times \{out, in\} \times \{\top, \bot\}) \cup \{\iota_T, s_f\}$
- $S_{63} \quad \blacksquare \ S_{out} = (S \times \{out\} \times \{\top, \bot\}) \cup \{\iota_T\},$
- $S_{64} \quad \blacksquare \ S_{in} = S \times \{in\} \times \{\top, \bot\},$

565 $\iota_T^c = (\iota, out, \bot),$

 Δ_T is the set of transitions verifying:

$$= (\iota_T, =_0, (u, out, \bot)) \in \Delta_T \text{ for all } u \in S \text{ such that there is } (s, \mathsf{new}, u) \in \Delta \text{ with } s \in \mathcal{N},$$

- $= (\iota_T, =_0, (u, out, \top)) \in \Delta_T \text{ for all } u \in S \text{ such that } (sn, \mathsf{new}, u) \in \Delta,$
- $= ((s, out, v), \mathbf{E}, (s', in, v)) \in \Delta_T \text{ for all } (s, write, s') \in \Delta \text{ and } v \in \{\top, \bot\},$
- $= ((s, in, v), \mathbf{Q}, s_f) \in \Delta_T \text{ for all } s \in \mathcal{OW} \text{ and } v \in \{\top, \bot\},$

 $= ((s, out, v), a, (s', out, v)), ((s, in, v), a, (s', in, v)) \text{ for all } (s, a, s') \in \Delta \text{ with } a \in \mathcal{T} \text{ and}$ $= u(s, out, v), a, (s', out, v)), ((s, in, v), a, (s', in, v)) \text{ for all } (s, a, s') \in \Delta \text{ with } a \in \mathcal{T} \text{ and}$

Hence in this train automaton, if a state (s, in, \top) or (s, out, \top) is reached, the passenger reaching this state necessarily went through the state (sn, out, \top) . We have the following result whose correcteness can be proved the same way as for Lemma 16.

► Lemma 17. Let $\mathcal{N} \subseteq \mathbb{N}$ ew, $\mathcal{OW} \subseteq \mathbb{OW}$ rite, and $sn \in \mathcal{N}$. If there exists $s \in S$ such that (s, out, \top) \in TrainReach($TA_{OW}(\mathcal{N}, \mathcal{OW}, sn)$) and such that (s, write, u) $\in \Delta$ for some $u \in S$, then $sn \in \mathbb{OW}$ rite.

These two last lemmas give us a technique to compute the sets New and OWrite. We present a procedure that computes iteratively two families of sets of states $(\mathcal{N}_i)_{i\in\mathbb{N}}$ and $(\mathcal{OW}_i)_{i\in\mathbb{N}}$ such that $\mathcal{N}_i \subseteq \mathcal{N}_{i+1} \subseteq$ New and $\mathcal{OW}_i \subseteq \mathcal{OW}_{i+1} \subseteq$ OWrite for all $i \in \mathbb{N}$. We set $\mathcal{N}_0 = \mathcal{OW}_0 = \emptyset$ and, for all $i \in \mathbb{N}$:

$$\mathcal{N}_{i+1} = \mathcal{N}_i \cup \left\{ s \in S \mid \{(s, in), (s, out)\} \cap \operatorname{TrainReach}(TA_{\mathrm{N}}(\mathcal{N}_i, \mathcal{OW}_i)) \neq \emptyset \text{ and} \\ (s, \operatorname{new}, u) \in \Delta \text{ for some } u \in S \end{cases} \right\}$$

$$\mathcal{OW}_{i+1} = \mathcal{OW}_i \cup \left\{ sn \in \mathcal{N}_{i+1} \mid \begin{array}{l} \exists s \in S. \\ (s, out, \top) \in \operatorname{TrainReach}(TA_{\mathrm{OW}}(\mathcal{N}_{i+1}, \mathcal{OW}_i, sn)) \text{ and} \\ (s, \operatorname{write}, u) \in \Delta \text{ for some } u \in S \end{array} \right\}$$

Note that, since the set of states S is finite, these computations terminate and, thanks to Theorem 13, we know they are in PSPACE. We define $\mathcal{N} = \bigcup_{i \in \mathbb{N}} \mathcal{N}_i$ and $\mathcal{OW} = \bigcup_{i \in \mathbb{N}} \mathcal{OW}_i$. Due to Lemmas 16 and 17, we have $\mathcal{N} \subseteq \mathbb{N}$ ew and $\mathcal{OW} \subseteq \mathcal{OW}$ rite. We can also obtain the inclusion in the other directions by reasoning by induction on the length of the executions of the DMA and looking at the processes that can create a new value or can overwrite their value in the global memory in such executions.

591 Lemma 18. We have $\mathcal{N} = \mathcal{N}ew$ and $\mathcal{OW} = \mathcal{OW}rite$.

XX:16 Reachability in Distributed Memory Automata

⁵⁹² Now, to conclude, we can assume w.l.o.g. that, from each of the final states s in F, there ⁵⁹³ is a transition (s, new, s') in Δ (if not we can add one) and hence solving REACHABILITY ⁵⁹⁴ amounts at verifying whether $F \cap \mathcal{N} \neq \emptyset$. Since, as said earlier, \mathcal{N} and \mathcal{OW} can be computed ⁵⁹⁵ in PSPACE, this allows us to deduce the following theorem:

596 ► **Theorem 19.** REACHABILITY *is in* PSPACE.

597 **6** Conclusion

We have shown that the control-state reachability problem for DMA is in PSPACE when 598 the number of processes is a parameter and is PSPACE-complete when this number is fixed. 599 The upper-bound for the parameterized case is obtained thanks to an algorithm which uses 600 as a sub-routine a solution in polynomial space for the control-state reachability in train 601 automata. If we could find a better complexity bound as P or NP for TRAIN-REACHABILITY, 602 this bound will as well applied to REACHABILITY in DMA. Similarly if we find another 603 algorithm to solve REACHABILITY in DMA with a better upper bound, this would lead to a 604 better solution for TRAIN-REACHABILITY (which can easily be encoded into REACHABILITY 605 for DMA). In fact, we do not have at the moment any lower bound for these two problems 606 and the proof to obtain the lower bound for FIXED-REACHABILITY crucially depends on the 607 fact that we know the number of involved processes. In the future, we plan to study better 608 the TRAIN-REACHABILITY problem and some of its extension and as well to see how the 609 reasoning presented here can be applied to verify concrete distributed algorithms. 610

611 — References

C. Aiswarya, Benedikt Bollig, and Paul Gastin. An automata-theoretic approach to the 612 1 verification of distributed algorithms. Inf. Comput., 259(Part 3):305-327, 2018. URL: https: 613 //doi.org/10.1016/j.ic.2017.05.006. 614 Henrik Björklund and Thomas Schwentick. On notions of regularity for data languages. In 2 615 Erzsébet Csuhaj-Varjú and Zoltán Ésik, editors, Fundamentals of Computation Theory, 16th 616 International Symposium, FCT 2007, volume 4639 of Lecture Notes in Computer Science, 617 pages 88–99. Springer, 2007. 618 Roderick Bloem, Swen Jacobs, Ayrat Khalimov, Igor Konnov, Sasha Rubin, Helmut Veith, and 3 619 620 Josef Widder. Decidability of Parameterized Verification. Synthesis Lectures on Distributed Computing Theory. Morgan & Claypool Publishers, 2015. 621 M. Bojanczyk, C. David, A. Muscholl, T. Schwentick, and L. Segoufin. Two-variable logic on 4 622 data words. ACM Transactions on Computational Logic, 12(4):27, 2011. 623 Benedikt Bollig, Patricia Bouyer, and Fabian Reiter. Identifiers in registers - describing 5 624 network algorithms with logic. In Mikolaj Bojanczyk and Alex Simpson, editors, Foundations 625 of Software Science and Computation Structures - 22nd International Conference, FOSSACS 626 2019, volume 11425 of Lecture Notes in Computer Science, pages 115–132. Springer, 2019. 627 Armando Castañeda, Sergio Rajsbaum, and Michel Raynal. The renaming problem in shared 6 628 memory systems: An introduction. Comput. Sci. Rev., 5(3):229-251, 2011. 629 Stéphane Demri and Ranko Lazic. LTL with the freeze quantifier and register automata. ACM 7 630 Trans. Comput. Log., 10(3):16:1-16:30, 2009. 631 Javier Esparza. Keeping a crowd safe: On the complexity of parameterized verification (invited 8 632 talk). In Ernst W. Mayr and Natacha Portier, editors, 31st International Symposium on 633 Theoretical Aspects of Computer Science (STACS 2014), volume 25 of LIPIcs, pages 1–10. 634 Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 2014. 635 9 Wan Fokkink. Distributed Algorithms: An Intuitive Approach. MIT Press, 2013. 636

- ⁶³⁹ 11 Dexter Kozen. Lower bounds for natural proof systems. In *FOCS'77*, pages 254–266. IEEE
 ⁶⁴⁰ Computer Society, 1977.
- ⁶⁴¹ 12 Nancy A. Lynch. *Distributed Algorithms*. Morgan Kaufmann Publishers Inc., 1996.
- 642 13 Nikos Tzevelekos. Fresh-register automata. In Thomas Ball and Mooly Sagiv, editors,
- Proceedings of the 38th ACM SIGPLAN-SIGACT Symposium on Principles of Programming
 Languages, POPL 2011, pages 295–306. ACM, 2011.

⁶⁴⁵ A Proofs of Section 4

⁶⁴⁶ A.1 Proof of Proposition 9

Before to prove this proposition, we need an intermediate lemma which can be obtained by
 iteratively applying Lemma 8.

Lemma 20. Let M > cap. Let θ be an initial configuration and $\theta' = (\mathbf{s}, c)$ such that $M \ge c$. If there is an execution from θ to θ' , then there exists an M-bounded execution from θ to some θ'' such that $\theta' \preceq \theta''$.

Proof. Let ρ be an execution from θ to θ' . If ρ is *M*-bounded then we obtain the result 652 with $\theta' = \theta''$. We assume now that ρ is not *M*-bounded. Assume $\rho = \theta_0 \xrightarrow{(a_0, p_0)}_{TA}$ 653 $\theta_1 \xrightarrow{(a_1,p_1)} T_A \theta_2 \dots \theta_{k-1} \xrightarrow{(a_{k-1},p_{k-1})} T_A \theta_k$ with $\theta_i = (\mathbf{s}_i, c_i)$ and $\theta_0 = \theta$ and $\theta_k = \theta'$. Let 654 $M' = max(\{c_i \mid i \in [1, k-1]\})$. Since ρ is not M-bounded we have M' > M > cap. Let i, ℓ 655 be two indices in [1, k-1] such that $i < \ell$ and $c_i = M' - 1$ and $c_\ell = M' - 1$ and $c_i = M'$ 656 for all $j \in [i+1, \ell-1]$ (by definition of M' and of the transition relation \rightarrow_{TA} and since 657 the capacity of θ' is equal to c < M, two such indices necessarily exist). Intuitively, from 658 θ_i the train capacity goes to M' and the next time one passenger goes out is just before 659 θ_{ℓ} . Note that between θ_{i+1} and θ_{ℓ} , no passenger enters the train, otherwise there will be 660 strictly more passengers in the train than M'. Using Lemma 8, we deduce that there exists 661 an (M'-1)-bounded execution from θ_i to some θ'_{ℓ} such that $\theta_{\ell} \leq \theta'_{\ell}$. 662

Furthermore, using repeteadly Lemma 7, we deduce that from θ'_{ℓ} we can perform the same actions as in ρ after θ_{ℓ} leading to a state θ'_k such that $\theta_k \leq \theta'_k$. As a consequence we can build a new execution ρ' from θ to θ'_k . If, in this execution, there is still a configuration where the capacity of the train is M', we can iterate the previous process until we obtain an (M'-1)-bounded execution.

Finally, we can iterate all these operations until we get a *M*-bounded execution from θ to some θ'' such that $\theta' \leq \theta''$.

⁶⁷⁰ By iterating the last lemma, we obtain the proof of Proposition 9.

⁶⁷¹ **Proof.** Let ρ be an execution from θ to θ' . If ρ is (cap + 2)-bounded then we obtain the ⁶⁷² result with $\theta' = \theta''$. We assume now that ρ is not (cap + 2)-bounded. We need to deal with ⁶⁷³ different cases.

1. Case $c' \leq cap + 2$ and $s \neq s_f$. Lemma 20 tells us there exists a (cap + 2)-bounded execution from θ to $\theta'' = (\mathbf{s}'', c'')$ with $\theta' \leq \theta''$. Since $s \neq s_f$, by definition of the relation \leq , we have $\mathbf{s}''[p] = s = \mathbf{s}'[p]$.

2. Case $c' \leq cap+1$ and $s = s_f$. Without loss of generality, we can assume that θ' is the first configuration in ρ where s appears. Hence ρ is of the form $\theta \to_{TA} \ldots \to_{TA} \hat{\theta}' \xrightarrow{(\mathbf{Q},p)}_{TA} \theta'$ with $\hat{\theta}' = (\hat{\mathbf{s}}, c'+1)$ and $\hat{\mathbf{s}}[p] \neq s_f$. As for the previous case, there is a (cap+2)-bounded execution from θ to $\hat{\theta}''$ with $\hat{\theta}' \leq \hat{\theta}''$ and from $\hat{\theta}''$ we can perform the action (\mathbf{Q}, p) and reach θ'' with a (cap+2)-bounded excution.

3. Case c' > cap + 2 and $s \neq s_f$. Let $\hat{\theta}' = (\hat{\mathbf{s}}, \hat{c})$ be the last configuration in ρ with $\hat{c} = cap + 1$. Since c' > cap + 2, all subsequent configurations in ρ have a train capacity greater or equal to cap + 2. Hence from $\hat{\theta}'$ in ρ all the performed actions by passenger p have the form (a, p) with $a = \mathbf{E}$ or $a = >_t$ with cap + 1 > t. Using Lemma 20, there exists a (cap + 1)-bounded execution from θ to some $\hat{\theta}''$ such that $\hat{\theta}' \preceq \hat{\theta}''$, and from $\hat{\theta}''$ we can execute the actions of passenger p performed after $\hat{\theta}'$ in ρ . As a consequence we obtain a (cap + 2)-bounded execution from θ to $\theta'' = (\mathbf{s}'', c'')$ with $\mathbf{s}''[p] = s$.

4. Case c' > cap+1 and $s = s_f$. As in case two, where we assume without loss of generality that θ' is the first configuration in ρ where s appears, the last action of ρ is (\mathbf{Q}, p) and using the same construction as in the previous case, we can build a (cap+2)-bounded execution from θ to a configuration where p is in the same state as in the second last configuration of ρ and then we can, from this configuration, reach s.

⁶⁹⁴ A.2 Proof of Lemma 11

Proof. Let $\rho = \theta_0 \xrightarrow{(a_0, p_0)}_{TA} \theta_1 \xrightarrow{(a_1, p_1)}_{TA} \theta_2 \dots \xrightarrow{(a_{k-1}, p_{k-1})}_{TA} \theta_k$ be a (cap + 2)-bounded 695 execution with $\theta_0 = \theta$ and $\theta_k = \theta'$ and $\theta_i = (\mathbf{s}_i, c_i)$ for all $i \in [0, k]$. Note that since ρ is 696 (cap + 2)-bounded we have $c_i \leq cap + 2$ for all $i \in [0, k]$. For each $i \in [0, k]$ we build an 697 abstract train configuration $\xi_i = (s_i^c, Out_i, In_i)$ as follows: $s_i^c = \mathbf{s}_i[1]$, for all $s \in S_{in}$ we have 698 $In_i(s) = |\{p \in [2, |\theta_i|] \mid \mathbf{s}_i[p] = s\}| \text{ and } Out_0 = \{\iota\} \text{ and } Out_i = Out_{i-1} \cup \{s \in S_{out} \cup \{s_f\} \mid v_i(s_i) \in S_{out} \cup \{s_f\} | v_i(s_i) \in S$ 699 $\exists p \in [2, |\theta_i|] \cdot \mathbf{s}_i[p] = s$ when i > 0. Note that by definition since θ_0 is initial we have $\theta_0 \in [\xi_0]$ 700 and ξ_0 is the initial abstract train configuration ξ_i . We also have $\theta_i \in [\![\xi_i]\!]$ for all $i \in [1, k]$ by 701 definition. So we still have to show that for all $i \in [0, k]$ we have $\xi_0 \rightsquigarrow^* \xi_i$. 702

We can prove that $\xi_i \rightsquigarrow \xi_{i+1}$ for all $i \in [0, k-1]$ by analysing the transition $\theta_i \xrightarrow{(a_i, p_i)}_{TA} \to \theta_{i+1}$. In fact one can easily verify by a case analysis that we always have $\xi_i \xrightarrow{\delta_i, mc} \xi_{i+1}$ with $\delta_i = (\mathbf{s}_i[p_i], a_i, \mathbf{s}_{i+1}[p_i])$ and $mc = \top$ iff $p_i = 1$ thanks to the definition of the transition relations \rightarrow and \rightarrow and using the fact that ρ is (cap + 2)-bounded.

707 A.3 Proof of Lemma 12

Proof. Assume there exists a path $\xi_0 \stackrel{\delta_0,mc_0}{\leadsto} \xi_1 \stackrel{\delta_1,mc_1}{\leadsto} \dots \stackrel{\delta_{K-1},mc_{k-1}}{\leadsto} \xi_k$ with $\xi_0 = \xi_i$ and $\xi_i = (s_i^c, Out_i, In_i)$ for all $i \in [0, k]$ and $\delta_i = (s_i, a_i, s_i')$ for all $i \in [0, k-1]$. We prove the lemma by induction on the length of this abstract execution. If k = 0, note that any initial train configuration θ_0 with $|\theta_0| \ge 2$ is a witness for ξ_i . Now we assume that for $i \in [0, k-1]$ there exists a (cap + 2)-bounded execution from an initial train configuration θ to $\theta_i = (\mathbf{s}_i, c_i)$ and θ_i is a witness for ξ_i . We proceed by a case analysis on the shape of the transition $\delta_i = (s_i, a_i, s_i')$:

Suppose $mc_i = \top$. Then, let $\theta_{i+1} = (\mathbf{s}_{i+1}, c_{i+1})$ where $\mathbf{s}_{i+1}[1] = s'_i$, $\mathbf{s}_{i+1}[p] = \mathbf{s}_i[p]$ for all $p \in [2, |\theta_i|]$, $c_{i+1} = c_i$ if $a_i \in \mathcal{T}$, and $c_{i+1} = c_i + 1$ if $a_i = \mathbf{E}$. By definition of the abstract transition relation \rightsquigarrow , we can easily verify that $\theta_i \xrightarrow{a_i, 1} TA \theta_{i+1}$ and θ_{i+1} is witness of ξ_{i+1} . Moreover, the execution we obtained from θ to θ_{i+1} is (cap + 2)-bounded. Suppose $mc_i = \bot$ and $s_i \in S_{in}$. Then, there exists $p \in [2, |\theta_i|]$ such that $\mathbf{s}_i[p] = s_i$. Let

 $\begin{array}{ll} & \theta_{i+1} = (\mathbf{s}_{i+1}, c_{i+1}) \text{ where } \mathbf{s}_{i+1}[p] = s'_i, \ \mathbf{s}_{i+1}[p'] = \mathbf{s}_i[p'] \text{ for all } p' \in [1, |\theta_i|] \setminus \{p\}, \ c_{i+1} = c_i \\ & \text{if } a_i \in \mathcal{T}, \text{ and } c_{i+1} = c_i - 1 \text{ if } a_i = \mathbf{Q}. \text{ By definition of } \rightsquigarrow, \text{ we have } \theta_i \xrightarrow{a_i, p} TA \ \theta_{i+1} \\ & \text{and } \theta_{i+1} \text{ is witness of } \xi_{i+1}. \text{ Moreover, the execution we obtained from } \theta \text{ to } \theta_{i+1} \text{ is } \\ & \text{(cap + 2)-bounded.} \end{array}$

Suppose $mc_i = \bot$ and $s_i \in S_{out}$. As θ_i is a witness for ξ_i , there exists $p \in [2, |\theta_i|]$ 724 such that $\mathbf{s}_i[p] = s_i$. To still have a witness for ξ_{i+1} , we have to keep the state s_i 725 while moving to a new configuration but this is where Lemma 10 (Copycat Lemma) 726 plays a role. In fact, we know that there exists an initial train configuration θ'_0 with 727 $|\theta'_0| = |\theta_0| + 1$ and a (cap + 2)-bounded execution from θ'_0 to $\theta'_i = (\mathbf{s}'_i, c_i)$ with $\mathbf{s}'_i[p'] = \mathbf{s}_i[p']$ 728 for all $p' \in [1, |\theta_i|]$ and $\mathbf{s}'_i[|\theta_i| + 1] = s_i$. Then we let $\theta_{i+1} = (\mathbf{s}_{i+1}, c_{i+1})$ be defined by 729 $\mathbf{s}_{i+1}[p] = s'_i, \, \mathbf{s}_{i+1}[p'] = \mathbf{s}_i[p'] \text{ for all } p' \in [1, |\theta'_i|] \setminus \{p\}, \, c_{i+1} = c_i \text{ if } a_i \in \mathcal{T}, \text{ and } c_{i+1} = c_i + 1$ 730 if $a_i = \mathbf{E}$. Once more, by definition of the abstract transition relation \rightsquigarrow , we get that 731

XX:20 Reachability in Distributed Memory Automata

⁷³² $\theta'_i \xrightarrow{a_{i,p}} T_A \theta_{i+1}$ and θ'_{i+1} is witness of ξ_{i+1} . Finally, the execution we obtained from θ' to ⁷³³ θ_{i+1} is (cap+2)-bounded.

734 A.4 Proof of Theorem 13

Proof. Let $TA = (S, \iota^c, \iota, S_{out}, S_{in}, \Delta, s_f)$ be a train automaton, $s \in S$ and $cap \in \mathbb{N}$ be the maximal constant appearing in Δ . We show that there is an initial train configuration θ and a configuration $\theta' = (\mathbf{s}', \mathbf{c}')$ such that $\mathbf{s}'[p] = s$ for some $p \in [1, |\theta|]$ and $\theta \to_{TA}^* \theta'$ if and only if there is an abstract train configuration $\xi = (s^c, Out, In)$ with $s = s^c$ or $s \in Out$ or In(s) > 0 and $\xi_\iota \rightsquigarrow^* \xi$.

First assume that $\theta \to_{TA}^{*} \theta'$. Thanks to Proposition 9, there is a (cap + 2)-bounded execution from θ to some $\theta'' = (\mathbf{s}'', c'')$ such that $\mathbf{s}''[p] = s$. Now using Lemma 11, there exists an abstract train configuration ξ' such that $\theta'' \in [\![\xi']\!]$ and $\xi_{\iota} \to^* \xi'$. Since $\theta'' \in [\![\xi']\!]$ we deduce that $s = s^c$ or $s \in Out$ or In(s) > 0.

Assume now that there is an abstract train configuration $\xi = (s^c, Out, In)$ with $s = s^c$ or $s \in Out$ or In(s) > 0, and $\xi_\iota \rightsquigarrow^* \xi$. By Lemma 12, there exist an initial configuration θ and $\theta' \in \llbracket \xi' \rrbracket$ such that there is a (cap + 2)-bounded execution from θ to θ' and θ' is a witness of ξ' . Since θ' is a witness of ξ' and $s = s^c$ or $s \in Out$ or In(s) > 0, we deduce that $\theta' = (\mathbf{s}', \mathbf{c}')$ is such that $\mathbf{s}'[p] = s$ for some $p \in [1, |\theta|]$.

Now note that to reduce properly TRAIN-REACHABILITY to a reachability query in (Ξ, \rightsquigarrow) , we can simply add in this latter graph a final state *fin* and connect any state $\xi = (s^c, Out, In)$ with $s = s^c$ or $s \in Out$ or In(s) > 0 to *fin*. In that case the answer to TRAIN-REACHABILITY is positive iff *fin* is reachable from ξ_i . This method gives us a PSPACE-upper bound using the fact that $|\Xi|$ is exponential in the size of *TA*, that reachability in a graph is NLOGSPACE and that NPSPACE=PSPACE thanks to Savitch's theorem.

755 **B** Proofs of Section 5

756 B.1 Sketch of proof of Lemma 14

Sketch of proof. To obtain this result we just execute from γ_0'' the same actions as in the 757 execution $\gamma_0 \Longrightarrow_{\mathcal{A}}^* \gamma_1$ making move only the processes numbered from 1 to $|\gamma_0|$ (which is 758 equal to $|\gamma_1|$) and then we mimick the execution $\gamma'_0 \Longrightarrow^*_{\mathcal{A}} \gamma'_1$ for the processes from $|\gamma_0| + 1$ to 759 $|\gamma_0| + |\gamma'_0|$ to finally reach the configuration γ''_1 . In order for this construction to be feasible, 760 we should only be careful that none of the new values chosen by the processes 1 to $|\gamma_0|$ is a 761 value initially locally stored by one of the processes $|\gamma_0 + 1|$ to $|\gamma_0| + |\gamma'_0|$ in γ''_0 . Since, in the 762 semantics of DMA the value of the stored data is itself not important, we can build such an 763 execution. 764 4

B.2 Sketch of proof of Lemma 16

Sketch of proof. Let $s \in S$ such that $(s, in) \in \text{TrainReach}(TA_N(\mathcal{N}, \mathcal{OW}))$ or $(s, out) \in$ 766 $\operatorname{TrainReach}(TA_{N}(\mathcal{N},\mathcal{OW}))$ and such that $(s,\operatorname{new},u) \in \Delta$. We have to prove that there 767 exist some $\gamma, \gamma' \in \mathbb{C}_{\mathcal{A}}$ such that γ is initial and $\gamma' = (\mathbf{s}', \boldsymbol{\ell}', \mathbf{M}')$ and $\gamma \Longrightarrow_{\mathcal{A}}^* \gamma'$ and 768 $s \in states(\gamma')$ and $(s, \mathsf{new}, u) \in \Delta$ for some $u \in S$. Assume for instance that $(s, in) \in \mathcal{S}$ 769 TrainReach($TA_{N}(\mathcal{N}, \mathcal{OW})$). In $TA_{N}(\mathcal{N}, \mathcal{OW})$, we then have an execution $\theta_{0} \rightarrow_{TA_{N}(\mathcal{N}, \mathcal{OW})}$ 770 $\theta_1 \rightarrow_{TA_N(\mathcal{N},\mathcal{O}W)} \theta_2 \ldots \rightarrow_{TA_N(\mathcal{N},\mathcal{O}W)} \theta_k$ where θ_0 is an initial configuration and, if n =771 $|\theta_1| = |\theta_2| = \ldots = |\theta_k|$ and $\theta_k = (\mathbf{s}_k, c_k)$, then $\mathbf{s}_k[p] = (s, in)$ for some $p \in [1, n]$. We 772 recall that in such execution, the first passenger is the controller, hence if $\theta_0 = (\mathbf{s}_0, c_0)$ then 773 $\mathbf{s}_0[1] = \iota_T^c = (\iota, out)$. The idea behind the proof is that, in the execution of the DMA \mathcal{A} , the 774

XX:21

n first processes will simulate the n passengers of the train but we will need more processes 775 in the DMA to perform properly the simulation. For instance, the first transition a passenger 776 (which is not the controller) is taking is necessarily of the form $(\iota_T, =_0, (u, out)) \in \Delta_T$ such 777 that there is $(s', \mathsf{new}, u) \in \Delta$ with $s' \in \mathcal{N}$ and since $\mathcal{N} \subseteq \mathcal{N}$ ew, we know that there exists an 778 execution in \mathcal{A} which allows us to bring a process in s', so we use extra processes to simulate 779 this execution bringing a process in s' and when it chooses a new value, we assume that it 780 chooses the same value as the one from the first process (which simulates the controller). 781 We assume w.l.o.g. that this value has not been written in the global memory vet. This is 782 possible because during the execution to bring a process in s' we can ensure we do not use 783 this value and furthermore when a passenger goes through $(\iota_T, =_0, (u, out))$, it means that 784 nobody is on the train, i.e., no process has written its value to the global memory. 785

By applying many times the Copycat Lemma 14, we are hence able to bring enough processes to mimick the execution of the train automaton. Another key point is what happened when a passenger leaves the train by taking a transition $((s', in), \mathbf{Q}, s_f) \in \Delta_T$ with $s' \in \mathcal{OW}$. Here again we know, since $\mathcal{OW} \subseteq \mathcal{OW}$ rite, that it is possible to add processes to our simulation in order to allow the process in s' (which simulates the passenger in (s', in)) to write a new value in the global memory simulating the fact that it leaves the train. Then the result follows from the semantics of train automata.

793 B.3 Proof of Lemma 18

⁷⁹⁴ **Proof.** First note that, thanks to Lemmas 16 and 17, and due to the construction of \mathcal{N} and ⁷⁹⁵ \mathcal{OW} , we have $\mathcal{N} \subseteq \mathbb{N}$ ew and $\mathcal{OW} \subseteq \mathbb{OW}$ rite.

We now show how to prove the other directions. We consider a run of \mathcal{A} of the form $\rho = \gamma_0 \xrightarrow{(\sigma_0, p_0)}_{\mathcal{A}} \gamma_1 \xrightarrow{(\sigma_1, p_1)}_{\mathcal{A}} \gamma_2 \cdots \xrightarrow{(\sigma_k, p_k)}_{\mathcal{A}} \gamma_{k+1}$ where $\gamma_i = (\mathbf{s}_i, \boldsymbol{\ell}_i, \mathbf{M}_i)$ for all $i \in [0, k+1]$ and γ_0 is initial. To this run we associated two sequences $(\mathcal{N}_i^{\rho})_{0 \leq i \leq k+1}$ and $(\mathcal{OW}_i^{\rho})_{0 \leq i \leq k+1}$ such that $\mathcal{N}_i^{\rho}, \mathcal{OW}_i^{\rho} \subseteq S$ for all $i \in [0, k+1]$ and:

 $\mathbf{BO} \quad \blacksquare \quad \mathcal{N}_0^{\rho} = \mathcal{OW}_0^{\rho} = \emptyset,$

If $\sigma_i = \text{new then } \mathcal{N}_{i+1}^{\rho} = \mathcal{N}_i^{\rho} \cup \{\mathbf{s}_i[p_i]\} \text{ and } \mathcal{N}_{i+1}^{\rho} = \mathcal{N}_i^{\rho} \text{ otherwise,}$

= if σ_i = write and if there exists j < i such that σ_j = new and $p_j = p_i$ and $p_k = p_i$ implies $\sigma_k \in \mathcal{T}$ for all j < k < i, then $\mathcal{OW}_{i+1}^{\rho} = \mathcal{OW}_i^{\rho} \cup \{\mathbf{s}_j[p_j]\}$ and $\mathcal{OW}_{i+1}^{\rho} = \mathcal{OW}_i^{\rho}$ otherwise.

We can show by induction that $\mathcal{N}_i^{\rho} \subseteq \mathcal{N}$ and $\mathcal{OW}_i^{\rho} \subseteq \mathcal{OW}$ for all $i \in [0, k+1]$. 804 First note that this holds for \mathcal{N}_0^{ρ} and \mathcal{OW}_0^{ρ} . Then, thanks to the semantics of DMA 805 and of train automata, we can show that if $s \in \mathcal{N}_{i+1}^{\rho} \setminus \mathcal{N}_{i}^{\rho}$ then $\{(s, in), (s, out)\} \cap$ 806 $\mathsf{TrainReach}(TA_{\mathrm{N}}(\mathcal{N}_{i}^{\rho},\mathcal{OW}_{i}^{\rho})) \neq \emptyset$. In fact, we simulate in the train automaton the ac-807 tion of the processes which have the same data in their local memory as the process p_i in 808 γ_i . Note that by definition of DMA, there can be at most one process with this data that 809 did not perform a new and it corresponds to the controller in the train automaton. Since by 810 induction hypothesis $\mathcal{N}_i^{\rho} \subseteq \mathcal{N}$ and $\mathcal{OW}_i^{\rho} \subseteq \mathcal{OW}$, from the way the train automaton TA_N is 811 built, we have that $\{(s, in), (s, out)\} \cap \mathsf{TrainReach}(TA_N(\mathcal{N}, \mathcal{OW})) \neq \emptyset$. Since $s \in \mathcal{N}_{i+1}^{\rho} \setminus \mathcal{N}_i^{\rho}$ 812 and σ_i = new we have as well that $(\mathbf{s}_i[p_i], \mathsf{new}, \mathbf{s}_{i+1}[p_i]) \in \Delta$ with $s = \mathbf{s}_i[p_i]$. From the 813 definition of \mathcal{N} , this allows us to deduce that $s \in \mathcal{N}$ and consequently $\mathcal{N}_{i+1}^{\rho} \subseteq \mathcal{N}$. 814

Similarly, assume $sn \in \mathcal{OW}_{i+1}^{\rho} \setminus \mathcal{OW}_i^{\rho}$ and let $s = \mathbf{s}_i[p_i]$. By definition we know that there exists j < i such that $\sigma_j = \mathsf{new}$ and $p_j = p_i$ and $p_k = p_i$ implies $\sigma_k \in \mathcal{T}$ for all j < k < iand $\mathbf{s}_j[p_j] = sn$. Then, thanks to the semantics of DMA and of train automata, we can show $(s, out, \top) \in \mathsf{TrainReach}(TA_{\mathrm{OW}}(\mathcal{N}_i^{\rho}, \mathcal{OW}_i^{\rho}, sn))$. Using the same reasoning as for \mathcal{N}_{i+1} , we can conclude that $sn \in \mathcal{OW}$ and consequently $\mathcal{OW}_{i+1}^{\rho} \subseteq \mathcal{OW}$.

Using the previous proof we can easily conclude that $\mathcal{N} \supseteq \mathcal{N}ew$ and $\mathcal{OW} \supseteq \mathcal{OW}rite$

B.4 Proof of Theorem 19

Proof. Let $\mathcal{A} = (S, \iota, \Delta, F)$ be a DMA such that for each s in F, there is a transition (s, new, s') in Δ . We show that $\gamma \Longrightarrow^*_{\mathcal{A}} \gamma'$ for some initial $\gamma \in \mathbb{C}_{\mathcal{A}}$ and some final $\gamma' \in \mathbb{C}_{\mathcal{A}}$ iff $F \cap \mathcal{N} \neq \emptyset$.

First assume $F \cap \mathcal{N} \neq \emptyset$, and let $s \in F \cap \mathcal{N} \neq \emptyset$. By Lemma 18, we have $s \in \mathbb{N}$ ew. Hence there exist some $\gamma, \gamma' \in \mathbb{C}_{\mathcal{A}}$ such that γ is initial and $\gamma' = (\mathbf{s}', \boldsymbol{\ell}', \mathbf{M}')$ and $\gamma \Longrightarrow_{\mathcal{A}}^* \gamma'$ and $s \in states(\gamma')$. But since $s \in F$, we have that γ' is final.

Assume now that $\gamma \Longrightarrow_{\mathcal{A}}^* \gamma'$ for some initial $\gamma \in \mathbb{C}_{\mathcal{A}}$ and some final $\gamma' \in \mathbb{C}_{\mathcal{A}}$. Since γ' is final, there exists $s \in F$ such that $s \in states(\gamma')$ and from this last configuration, there is a

transition (s, new, s') in Δ . Consequently s satisfies New. Thanks to Lemma 18, we have

that $s \in F \cap \mathcal{N}$.

Finally thanks to Theorem 13, we know that we can compute \mathcal{N} and \mathcal{OW} in PSPACE.